


Fig. 1









Fig. 3A











Fig. 4A



```
9/22
               ENTITY FXUCHK IS
                       PORT(
                                      SIN
                                                                    IN std ulogic;
                                      QIN
                                                                    IN std_ulogic;
                                      R^{-}IN
                                                                    IN std ulogic;
                                      clock
                                                                   IN std ulogic;
                                      fails
                                                                    OUT std_ulogic_vector(0 to 1);
                                      counts
                                                                    OUT std ulogic vector(0 to 2);
                                                                    OUT std ulogic vector(0 to 1);
                                      harvests
                                );
           --!! BEGIN
--!! Design Entity: FXU;
4 5 3 

-:!! S IN => B.C.S;

-:!! Q IN => A.Q;

-:!! R IN => R;


-:!! CLOCK => clock;


-:!! End Inputs
4 5 4 


--!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;
                                                                                                                                       -440
                                                                                          -451
455 = -!! Count Outputs;
--!! 0: <event0 > clock;
--!! 1: <event1 > clock;
--!! 2: <event2 > clock;
--!! End Count Outputs;
4 5 6 

--!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;
457 ⟨ --!! End;
              ARCHITECTURE example of FXUCHK IS
               BEGIN
                       ... HDL code for entity body section ... >458
              END;
```

Fig. 40







13/22







Fig. 5B

14/22










Fig. 8A
Prior Art




Fig. 8B
Prior Art

```
ENTITY FSM IS
    PORT(
              ....ports for entity fsm....
          );
    ARCHITECTURE FSM OF FSM IS
    BEGIN
              ... HDL code for FSM and rest of the entity ...
              fsm state(0 to 2) < = ... Signal 801 ...
     853 < --!! Embedded FSM : examplefsm;
      859 √ --!! clock
                          : (fsm clock);
     8 5 4 -{ --!! state_vector : (fsm_state(0 to 2));
     8 5 5 √ --!! states
                        : (S0, S1, S2, S3, S4);
                                                                       -852 ≻860
     856 --!! state_encoding: ('000', '001', '010', '011', '100');
                            : (S0 = > S0, S0 = > S1, S0 = > S2,
             --!! arcs
                               (S1 = > S2, S1 = > S3, S2 = > S2,
                               (S2 = > S3, S3 = > S4, S4 = > S0);
     858 √ --!! End FSM;
    END;
```

Fig. 80





Fig. 9



<instantiation identifier>. < instrumentation entity name>. < design entity name>. < eventname>

Fig. 10B

| X1 B3 X COUNT1 1040 X1.Z B1 Z COUNT1 1042 X1.Z B2 Z COUNT1 1043 X2 B3 X COUNT1 1044 X2.Z B1 Z COUNT1 1046 X2.Z B1 Z COUNT1 1046 Y B4 Y COUNT1 1046 Y COUNT1 1046 Y COUNT1 1046 Y COUNT1 1047 | | | | | | | | | Fi | | | |
|--|-----------|--------|--------------|--------------|------------|----|----------|------------|--------------|--------------|------------|--|
| | 134 (1036 | × 1040 | COUNT1 71041 | COUNT1 71042 | • | 1 | ١, | • | COUNT1 71047 | COUNT1 71048 | COUNT1 | |
| | | ~ | × | 7 | 7 | × | 7 | 7 | > | 7 | 7 | |
| X X X X X X X X X X X X X X X X X X X | | ~ | 83 | 8 | B 2 | 83 | 8 | B 2 | 8 4 | 1 | B 2 | |
| | | • | × | X1.Z | X1.Z | X | X2.Z | X2.Z | > | γ.Ζ | γ.2 | |

<instantiation identifier>. < design entity name>. < eventname> £1030

Fig. 10D